Amendment to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

- 1. (canceled).
- 2. (previously presented): The packet communication apparatus according to claim 15, wherein said buffer control unit selects one of a plurality of first data blocks stored in said plurality of registers, and transfers a copy of the selected first data block to said one of ingress buffers.
- 3. (previously presented): The packet communication apparatus according to claim 15, wherein said scheduler sets up a path between said ingress buffer and said specified output port when said acknowledge signal is issued, whereby said data block and said remaining portion subsequent to the first data block are transferred to said specified output port via the path.
- 4. (previously presented): The packet communication apparatus according to claim 15, wherein each of said ingress interfaces has a plurality of selectors of the same number as that of said pairs of queue buffer and register, and

each of said selector selects either said first data block in the register or said remaining portion in said queue buffer and outputs the selected one to said ingress buffer.

5. (previously presented): The packet communication apparatus according to claim 4, wherein

each of said ingress interfaces further comprising a packet processing unit for converting each of received packets into a plurality of internal cells each including said routing information,

said register stores a data block including at least a first cell, and said queue buffer stores a plurality of subsequent cells and a last cell in a string format.

6. (previously presented): The packet communication apparatus according to claim 5, wherein

said switch unit has a plurality of counters corresponding to said output ports each for storing, as an initial counter value, a total number of internal cells belonging to the same packet to be monitored at the output port,

said counter value is decremented each time said subsequent cell is monitored at said output port and, when said counter value becomes equal to or lower than a predetermined value, release of the output port is notified to said buffer control unit.

U.S. Application No. 10/083,253

Attorney Docket: 520.41245X00

7. (previously presented): The packet communication apparatus according to claim 15, wherein each of said ingress interfaces is provided with a high-priority pair of a queue buffer and a register and a low-priority pair of a queue buffer and a register, and said buffer control unit preferentially selects the high-priority pair if the register of the high-priority pair stores a first data block therein.

8. (previously presented): The packet communication apparatus according to claim 5, wherein

each of said internal cells is comprised of a cell header and cell data, the cell header of each of said subsequent cells includes an available port bit, and said buffer control unit is notified of the release of said output port when the change in the status of the available port bit is detected at the output port.

- 9. (previously presented): The packet communication apparatus according to claim 8, wherein the release of said output port is issued before said last cell passes the output port so that any one of said buffer control units can start transferring packet data toward the output port from a pair of queue buffer and register to said ingress buffer before said last cell reaches the output port.
- 10. (previously presented): The packet communication apparatus according to claim 15, wherein

each of said buffer control units includes a timer monitoring unit and an acknowledge receiving unit for receiving an acknowledge signal from said switch unit, and

said buffer control unit selects said one of the other pairs of queue buffer and register when no acknowledge signal is received by said acknowledge receiving unit within a predetermined period of time measured by said timer monitoring unit after said first data block was output from said register.

11. (previously presented): The packet communication apparatus according to claim 4, wherein

each of said buffer control units has an acknowledge receiving unit for receiving an acknowledge signal from said switch unit, and

when said acknowledge receiving unit detects that the packet transfer to said specified output port is permitted, said buffer control unit transfers the remaining portion stored in the selected queue buffer to said ingress buffer, and when said receiving unit detects that the packet transfer to said specified output port is not permitted, said buffer control unit selects one of the other pairs of queue buffer and register to output a new first data block to said ingress buffer.

12. (previously presented): A packet data transfer controlling method in a packet communication apparatus, said apparatus having:

a switch unit having a scheduler for scheduling packet transfer between a plurality of input ports and a plurality of output ports;

a plurality of ingress interfaces each coupled to one of said input ports for selectively transferring packets received from an input line to said switch unit; and

a plurality of egress interfaces each coupled to one of said output ports for transmitting packets received from said switch unit to an output line,

wherein each of said ingress interfaces has a plurality of pairs of a first storing unit and a second storing unit, and a control unit for selecting one of said pairs, and said switch unit having a plurality of third storing units each associated with one of said input ports so as to temporarily store packet data transferred from one of said ingress interfaces to the input port,

said method comprising the steps of:

storing, by each of said ingress interfaces, packet data received from said input line in one of said first storing units, selectively and shifting a first data portion including destination information of the packet data from the first storing unit to one of said second storing units, which is paired with the first storing unit;

controlling, by each of said control units, one of said second storing units so as to transfer the first data portion to one of said third storing units, but leaving the same data in the second storing unit;

selecting, by said scheduler, at least one of said third storing units that stores the first data portion allowed to be transferred to one of said output ports;

controlling, by each of said control units, in response to a predetermined control signal from said scheduler, one of said first storing units, which is paired with said second storing unit from which said first data portion has been transferred, so

as to transfer a remaining portion of the packet data to one of said third storing units selected by said scheduler;

transferring, by said switch unit, the first data portion and remaining portion output from said selected third storing unit to one of said output ports specified by the destination information of the first data portion; and

controlling, by each of said control units that could not receive said predetermined control signal, another of said second storing units so as to transfer the first data portion to one of said third storing units, thereby to replace the previous first data portion with the new first data portion in the third storing unit.

13. (previously presented): The packet data controlling method according to claim 12, wherein

each of said first storing units receives said packet data as a string of fixed length cells comprising a first cell, at least one subsequent cell and a last cell, and each of said second storing units receives a data block including said first cell as said first data portion from one of said input queue buffers, and said scheduler selects at least one of said third storing to allow data to transfer to one of said output ports by referring to header information of first cells stored in the third storing units.

14. (previously presented): The packet data transfer controlling method according to claim 12, further comprising the steps of:

monitoring output data at each of said output ports to detect completion of data transfer for a packet from one of said third storing units to the output port; and

notifying each of said control units of a port identifier indicating an available output port when the completion of data transfer to the output port was detected;

wherein each of said control units selects one of said second storing units which has failed to receive said predetermined control signal, after confirming from the notification that an output port to be used becomes available, thereby to transfer said first data portion to said third storing unit again.

15. (currently amended): A packet communication apparatus comprising:
a switch unit having a scheduler for scheduling packet transfer between a
plurality of input ports and a plurality of output ports, and a plurality of ingress buffers
each connected to one of said input ports;

a plurality of ingress interfaces each connected to one of said ingress buffers for selectively transferring packets received from an input line to the ingress buffer; and

a plurality of egress interfaces each connected to one of said output ports for transmitting packets received from said switch unit to an output line;

wherein each of said ingress interfaces <u>includes has-plural</u> pairs of <u>storage</u>
<u>units</u>, <u>each of said pairs including a</u> queue buffer[s] for storing packet data and a
register capable of retransmitting stored packet data, and <u>wherein each of said</u>
<u>ingress interfaces further includes a</u> buffer control unit for selecting one of said pairs
<u>of queue buffers</u> to output stored packet data, the register of the selected pair storing
a first data block including header information of a packet received from one of said

input lines and routing information for specifying one of said output ports, the queue buffer of the selected pair storing the remaining portion of the received packet,

wherein said buffer control unit controls the selected register to output said first data block to one of said ingress buffers,

wherein said scheduler issues an acknowledge signal to the buffer control unit if a path toward the output port specified with the routing information of the first data block in the ingress buffer is available to the ingress buffer, and

wherein the buffer control unit controls the selected queue buffer to output the remaining portion of the received packet to the ingress buffer after receiving said acknowledge signal, and otherwise, the buffer control unit selects one of the other pairs of queue buffer and register to output a new first data block from the register to one of said ingress buffers, thereby to replace the previous first data block with the new first data block in the ingress buffer.